





Fig. 4













Fig. 86


ugger							S.D.
Cir_debugger		(02)0120	(74	74)20	1
in the second se		(20)20)01)20)01	908 <u>4</u> 8
In the first of the second of)01)00A2	001	, (01	000	009/E
dmul_gno]()00A1	20)	00)		1139/200
elbi			00AO	A0 Jmp_addr16_3 00	00 A0	A0 00	37200
pc_16_eq_progaclk_i	clr_debugger_active clr_debugger_active insert_long_jump	prog_mux_controljump_progdi 02	mcu_clk_i proga_i 00A0 last_cyc_i	state_0_i progdi A0 'opcode_name ljmp_addr16_3 int mem data i 00	int_mem_wraddress_i 00 int_mem_wren_i	rdaddress_reg A0 int_mem_rden_i u_int_256ram/rden int_mem_data_o	19. ga

, 1

ing 16 en proga				;	
i_Alo:		unin than the transfer that the time	The first straig fines and fines of the first straight of the straight str		
state <u>clr_debugger</u>	bugger	ldle (Idle	fleets and month descriptions from the fight		
debugger_active			-		
clr_debugger_active					
insert_long_jump					
'prog_mux_control					
jump_progdi 02					
mcu_clk_i					
proga_i 013B)00A0)00A1	(00A2	(00A3	
last_cyc_i					
state_0_i					
progdi 02		74	(AA	174	
opcode_name_ret1			s	idata2	
19. 96 HILLER		Transmin Marking and the state of the state			прининий
7.50	0.1	700+	00	40.C	00:







Description	

CG752567 122560

	Deserfolion		Address
	Port-0	P0	80
	Stack Pointer	SP	81
162	Data Pointer LB	DPL	82
/6 <	Data Pointer HB	DPH	83
	Power Control Reg.	PCON	87
	Timer/Counter Control	TCON	88
	Timer/Counter Mode	TMOD	89
	Timer/Counter-0 LB	TLO	8A
	Timer/Counter-1 LB	TL1	8B
	Timer/Counter-0 HB	TH0	8C
	Timer/Counter-1 HB	TH1	8D
	Port-1	P1	90
	Serial Control Register	SCOM	98
	Serial Data Buffer	SBUF	99
	Port-2	P2	A0
	Interrupt Enable Register	ΪΕ	A8
	Port-3	P3	B0
	Interrupt Priority Register	IP	B8
	BPSTA: Break Point Status Register	BPSTA	BD
/	BPL1: Break Point Register-1 (LB)	BPL1	BE
- 1	BPH1: Break Point Register -1 (HB)	PBH1	BE
[BNK1: Break Point Bank Register -1	BNK1	C0
1	BPL2: Break Point Register -2 (LB)	BPL2	C1
/	BPH2: Break Point Register -2 (HB)	PBH2	C2
,	BNK2: Break Point Bank Register-2	BNK2	C3
	BPL3: Break Point Register -3 (LB)	BPL3	C4
/	BPH3: Break Point Register -3 (HB)	PBH3	C5
/	BNK3: Break Point Bank Register-3	BNK3	C6
164	BPL4: Break Point Register -4 (LB)	BPL4	C7
,- ,	BPH4: Break Point Register -4 (HB)	PBH4	C8
	BNK4: Break Point Bank Register-4	BNK4	C9
	JTML: Jump to Monitor Address Register (LB)	JTML	CA
	JTMH: Jump to Monitor Address Register (HB)	JTMH	СВ
	Reserved		CC
	Reserved		CD
	SBK: Stack Break Point Register	SBK	CE
	BPCRL Break Point Control Register	BPCRL	CF
	Program Status Word	PSW	D0
	D1 → DF is used for scratch pad	a sadakta -	D1 → DF
	Accumulator	Α	E0
	Interrupt Enable Register-1	IE1	E8
	B Register	В	F0
	RTKTM: RTK Timer Register	RTKT	F6
	VECINT: Vector Interrupt Register	VEC1	F7
	Interrupt Priority Register-1	IP1	F8
	PCL: PC Copy Register (LB)	PCL	F9
166	PCH: PC Copy Register (HB)	PCH	FA
,	WDCSR: Watchdog Timer Control & Status Register	WDCR	FB
	MCNFG: MCU Configuration Register	MCNFG	FC
	WSGEN: Wait-State Generator Register	WSGEN	FD
	DSOVL: Data-Space and Overlay Definition Register	OVLAY	FE
	BANK: Bank Select Register	BANK	FF
	DAIM. Dalik Gelect Neglotel	I DUM	<u> </u>

Figure 12




Fig 14

	A7	A6	A5	A4	A3	A2	A1	AO	
- 6	R/W	R/W	R/W	R/W	R/W	RW	R/W	R/W	
-		evene.	Resets	Met E	meion			1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	经原理 计多数图象 医原性
	7-0	A[7:0]	00h			s, used to c itor will be in		ainst the Sta	ack. If a trap condition is detected a

Fig. 15

200)									
١ ١	\mathcal{N}					1 -	_			
	` '	7	6	5	4	3	2	1 050	0	7
	(BPE R/W	STE	S1 R/W	S0 R/W	BE4	BE3	BE2 R/W	BE1 R/W	J
	1			Beset						
ĺ		0	BE1	Ó	A	ddress Bre	ak point-1 co	ntrol bit.		
	/				В	E1 =0	Address Bre	k Point-1 i	s disabled	
the control of the co					В		Address Brewill be trigge		s enabled.	If a match is decoded, the Jump logic
ď ')	1	BE2	0	A		ak point-2 co			
)						Address Bre		s disabled	
					В		Address Brewill be trigge		s enabled.	If a match is decoded, the Jump logic
₩ \	\	2	BE3	0	A		ak point-3 co			
J	1				<u> </u>		Address Bre		s disabled	
					В		Address Brewill be trigge		s enabled.	If a match is decoded, the Jump logic
Ī		3	BE4	0	A		ak point-4 co			
•	(В	E4 =0	Address Bre	ak Point-4 i	s disabled	
,					В		Address Brewill be trigge		s enabled.	If a match is decoded, the Jump logic
		5-4	S[1:0]	00b		tack Trap	Condition.			
_ 4	~						Stack Trap (S		disabled)	
207							Trap on SP Trap on SP			
							Trap on SP			
		6	STE	0					it. See Sing	le Step for more explanation.
. /	~						gle step is dis		-	
) 6			200				gle step is en			-
ob /	\sim	7	BPE	0			ugger Enable			
N /			,		В	PE =0	The debugge to ALL debu			Discrete the break can happen. However writing ble.
			,		В	PE =1	The debugge	er logic is e	nabled.	

7ig. 16

W/C	EA	5 SSP	SB	B4	B3	B2	0 B1	٦ 👅
		R/O	R/O	RVO	R/O	R/C	R/O	J
151	A HERICA	11654	1. 40	ર્વાહિલો	7.	3 1.7		
0	B1	0			reak point-1 s	tatus bit.	. <u> </u>	and the second s
11411	419		_	31 =0			didn't cause	ed a break condition.
				31 =1	Indicates th	at Address	Break Point	-1 caused the break condition. T
					bit will be cl	eared when	MCU write	"80h" to this register.
1	B2	0	1	Address B	reak point-2 s	tatus bit.		con to this register.
l	1		_	32 =0			didn't cause	ed a break condition.
				32 =1	Address Bro	ak Point-2	caused the	break condition. This bit will be
			1	,	cleared whe	n MCI I writ	causeu ine a "RNh" to ti	bie register
2	B3	0		Address B	reak point-3 s	tatus bit	<u>e oon to a</u>	ils register.
	1		<u> </u>	33 =0			eliele IA	ed a break condition.
			-	33 =1	Address Bre	ak Point-3	dian t cause	a break condition.
				N=1	Cloared who	ak Point-3	caused the	break condition This bit will be
3	84	0		ddrees B	cleared whe	tatus bit	e son to tr	nis register.
		1						
			-	14 =0	Address Bre	ak Point-4	didn't cause	ed a break condition.
	İ	1	ε	4 =1	Address Bre	ak Point-4	caused the	break condition This bit will be
4	SB	10		to all T	cleared whe	n MCU writ	e "80h" to th	nis register.
	30	10			status bit.			
	į	!		B =0	Stack Trap	didn't cause	d a break c	ondition.
	:		S	B = 1	Stack Trap of	caused the	break condi	tion This bit will be cleared when
5	SSP	+			INCO WITE	oun to this	register.	
3	337	0	S	ingle step	Break point s		-	
'				SP =0	Single step	Break point	didn't caus	ed a break condition.
6			S	SP =1	Single step t	Break point	caused the	break condition This bit will be
6					cleared whe	n MCU writi	9 "80h" to th	nis register
٥	EA	0	R	effects the	e real value of	f EA bit whe	n in debug	mode. See Single Step for more
			U	kpiananor:	١.			· · · · · · · · · · · · · · · · · · ·
: [=	A =U INTO	rrupt is disabl	ed		
7	RES	0		A = 1 III(e	rrupt is enable	ea		
	1			esume Co	PCL/PCH	ing a "80h"	to this regis	ter will Write-protect ESFR[BE-0
1			1 0	ICOIC IIIC		Jaio anu cie	ar Bia: ii ni	TS I DIS DIT IS road as "O" IA/
1					y regional will	diprotect E	SENIBE-CE	but not clear the status bits.
				<u> </u>	- 104			
ļ				77	g.17			
d					U			
à								
7								
	_		4	3			0	
7	6	5			2	1		1
7 P7	P6	P5	P4	P3	P2	P1	P0	
7 P7 R/O	P6 R/O	P5 R/O	P4 R/O	P3 R/O	P2 R/O			
7 P7 R/O	P6 R/O	P5 R/O	P4 R/O	P3 R/O	P2 R/O	P1 R/O	P0 R/O	
7 P7 R/O	P6 R/O	P5 R/O	P4 R/O	P3 R/O	P2 R/O the PC. This	P1 R/O value is late	P0 R/O	Break point logic and can be re
7 P7 R/O	P6 R/O	P5 R/O	P4 R/O	P3 R/O	P2 R/O the PC. This	P1 R/O value is late	P0 R/O	
7 P7 R/O	P6 R/O	P5 R/O	P4 R/O	P3 R/O	P2 R/O the PC. This	P1 R/O value is late	P0 R/O	Break point logic and can be re
7 P7 R/O	P6 R/O	P5 R/O	P4 R/O	P3 R/O	P2 R/O the PC. This	P1 R/O value is late	P0 R/O	Break point logic and can be re
7 P7 R/O	P6 R/O	P5 R/O	P4 R/O	P3 R/O	P2 R/O the PC. This	P1 R/O value is late	P0 R/O	Break point logic and can be re
7 P7 R/O 151. 7-0	P6 R/O P[7:0]	P5 R/O	P4 R/O	P3 R/O	P2 R/O the PC. This	P1 R/O value is late	P0 R/O	Break point logic and can be re
7 P7 R/O 151. 7-0	P6 R/O P[7:0]	P5 RVO 00h	P4 R/O	P3 R/O Dw byte of nly by MC	P2 R/O the PC. This U. Monitor wil	P1 R/O value is late I use this ac	P0 R/O ched by the ddress to re	Break point logic and can be re
7 P7 R/O 15(i. 7-0	P6 R/O P(7:0]	P5 R/O 00h	P4 R/O LC or	P3 R/O Div byte of hly by MC	P2 R/O the PC. This U. Monitor will	P1 R/O value is late I use this ac	P0 R/O ched by the ddress to re	Break point logic and can be re
7 P7 R/O 151. 7-0	P6 R/O P[7:0] 6 P14 R/O	P5 R/O 00h	P4 R/O LG or	P3 R/O Div byte of hily by MC	P2 R/O the PC. This U. Monitor will 2 P10 R/O	P1 R/O value is late I use this ac	P0 R/O ched by the ddress to re	Break point logic and can be re
7 P7 R/O 15(i. 7-0	P6 R/O P(7:0]	P5 R/O 00h	P4 R/O LG or	P3 R/O Div byte of hly by MC	P2 R/O the PC. This U. Monitor will 2 P10 R/O	P1 R/O value is late I use this ac	P0 R/O ched by the ddress to re	Break point logic and can be re
7 P7 R/O 151. 7-0	P6 R/O P[7:0] 6 P14 R/O	P5 R/O 00h	P4 R/O Lo or	P3 R/O Div byte of hily by MCI 3 P11 R/O	P2 R/O the PC. This U. Monitor will 2 P10 R/O	P1 R/O value is late I use this ac 1 P9 R/O	PO R/O ched by the ddress to re O P8 R/O ched by the	Break point logic and can be resume the application.
7 P7 R/O 7-0 7 P15 R/O	P6 R/O P[7:0] 6 P14 R/O	P5 R/O 00h	P4 R/O Lo or	P3 R/O Div byte of hily by MCI 3 P11 R/O	P2 R/O the PC. This U. Monitor will 2 P10 R/O	P1 R/O value is late I use this ac 1 P9 R/O	PO R/O ched by the ddress to re O P8 R/O ched by the	Break point logic and can be re sume the application.
7 P7 R/O 151 7-0 7 P15 R/O	P6 R/O P[7:0] 6 P14 R/O	P5 R/O 00h	P4 R/O Lo or	P3 R/O Div byte of hily by MCI 3 P11 R/O	P2 R/O the PC. This U. Monitor will 2 P10 R/O	P1 R/O value is late I use this ac 1 P9 R/O	PO R/O ched by the ddress to re O P8 R/O ched by the	Break point logic and can be resume the application.
7 P7 R/O 7-0 7 P15 R/O	P6 R/O P[7:0] 6 P14 R/O	P5 R/O 00h	P4 R/O Lo or	P3 R/O Div byte of hily by MC 3 P11 R/O gh byte o	P2 R/O the PC. This U. Monitor will 2 P10 R/O	P1 R/O value is late I use this ac 1 P9 R/O	PO R/O ched by the ddress to re O P8 R/O ched by the	Break point logic and can be resume the application.